Lets AI agents design hardware in C-like HDL and verify Verilog output.
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
